This paper proposes a harmonic efficiency selectivity circuit (HESC) for achieving a broadband Class-J/F −1 continuum mode power amplifier (PA) with enhanced efficiency. Design equations are derived through continuum mode condition analysis and are used in implementing the HESC. The implemented HESC topology is then used in attaining the broadband Class-J/F −1 continuum mode PA. A theoretical parameter termed harmonic-alpha (ρ h ) acting as a sub-unit structure in HESC is introduced. Considering harmonic losses, ρ h possesses a lookup table containing information on the harmonics. ρ h operates in unison with the HESC in selecting the suitable harmonics with the best efficiencies. With ρ h , the relationship among the HESC, the optimal impedance at the device's drain, and the terminal load impedance is defined for a greater freedom of harmonic impedance solutions space, efficiency improvement, and bandwidth extension, thus, indicating an increased flexibility in the design of broadband continuum mode PAs. This method is validated with a realized PA prototype operating from 1.3 to 2.4 GHz corresponding to a fractional bandwidth of 59.5%. The experimental results under continuous wave signals indicate that 79% peak efficiency, 42.68 dBm peak output power, and 16.96 dB peak gain are recorded. Moreover, at 1.7 GHz, when being tested with modulated signals at an average output power of 34.83 dBm, the lower and higher adjacent channel power ratios (ACPRs) without digital predistortion (DPD) are −34.9 dBc and −33.9 dBc, respectively, and a drain efficiency (DE) of 45% is recorded. With DPD, −50.8 dBc and −50.3 dBc are respectively obtained at lower and higher ACPRs at an average output power of 34.6 dBm, and a DE of 44% is achieved.
INTRODUCTION
High efficiency broadband PAs are sought after in current and next generation wireless communication systems compared to their single/narrow band counterparts. These wireless communication systems possess rigorous standards for communication. For this cause, PA researchers are actively devising new methods of designing PAs in meeting the stringent requirements for these wireless systems. A typical example of such type of PA is the Class-J continuum mode initially proposed by Cripps et al. in 2009 [1] . In succession, alternative methods have been utilized by other PA researchers in improving the performance of the classical continuum mode PAs based on Class-B/J, Class-J, Class-F, and Class-F −1 as published in [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] .
The standard Class-J continuum mode PA has both resistive and reactive parts in its fundamental harmonic load impedance whereas its second harmonic load impedance has only a reactive part as presented by Cripps in [7] . In [8] for example, a resistive part was introduced in the second harmonic load impedance in a series of continuous modes PAs to further extend the impedance spaces. Similarly in [10] , continuous Class-F PA using the nonlinear embedding transfer function was introduced with the main goal of determining feasible load impedance design spaces and nipping the limitation of the second harmonic load impedance's trajectory in the bud. As noted, the fundamental harmonic and the reactive second harmonic in Class-J do incur harmonic losses, deleteriously affecting its output power, efficiency [6] , and of course its bandwidth.
In this paper, the introduction of ρ h parameter with derived equations for the fundamental and second harmonic load impedances of continuum mode PAs is adopted in the design of the HESC topology. Through this method of analysis, an HESC structure is designed and then used in implementing and meeting the design target of the Class-J/F −1 continuum mode PA condition. These derived equations provide helpful information in the analysis and design of continuum mode PAs. With ρ h parameter, the reactive parts in both the fundamental and second harmonic load impedances can be suitably tuned, leading to the acquisition of maximum performances.
Additionally, ρ h possesses a sampled lookup table for the drain efficiency (η J d ) sensitivity analysis of the Class-J/F −1 continuum mode PA. The lookup table is generated based on equations derived for ρ h and η J d parameters to help continuum mode PA designers in facilitating the design to fabrication procedure and avoiding the dependency on circuit optimization process including post-fabrication tuning. The laborious voltage and current waveforms' analysis carried out in continuum mode PA design [3, 8, 11] are avoided. The harmonic losses are also characterized.
The proposed design approach generates extensive harmonic impedance solutions space, efficiency improvement, and broadband design flexibility as will be shown hereafter. The proposed technique is verified with a designed, fabricated, and measured 1.3 to 2.4 GHz Class-J/F −1 continuum mode PA prototype. The effectiveness of the proposed architecture is fully validated by the measurement results, evidently showing its advantages over other recently reported continuum mode PAs. A comparison is made with some contemporary related works as outlined in Table 2 .
ANALYSIS OF THE CLASS-J/F −1 CONTINUUM MODE
To commence with the analysis of the proposed approach in a simple manner, take a keen look at the illustration of the proposed HESC scheme depicted in Fig. 1 . As schematically illustrated in the figure, signal source is the point through which the input signal is fed into the PA; Z S the source impedance at the input matching network; CGH40010F device is the model of transistor employed; R opt is the optimal impedance at the device's drain required by the HESC topology for suitable impedance match; ρ h defines the theoretical parameter termed harmonic-alpha which acts as a sub-unit structure in the proposed HESC architecture; Z L is the terminal load impedance. The internal structure of the HESC topology is the one enclosed in the black-dotted rectangular box shown on the extreme right which is mapped onto a simplified HESC on the left side. To device drain is the point of connection between the HESC topology and the CGH40010F device model. The HESC topology is an output matching network attached to the drain of the transistor model.
Firstly, a load-pull simulation is carried out, and an impedance is obtained. For example, the obtained impedance from load-pull simulation is 16 + j * 16.5 Ω. From the viewpoint of Fig. 1 , it is very essential to study the relationship as well as the interactions among the HESC, R opt , and Z L in this analysis at the nth harmonic frequency which is denoted by nf 0 in the design of broadband high efficiency continuum mode PAs. From this juncture, the real part of the obtained impedance which is 16 Ω is assigned to R opt . Hence, the normalized ρ h equation is then derived as:
Equation (1) indicates that the suitable harmonic load impedance capable of ensuring extensive design space, efficiency improvement, and broadband design flexibility at the device's drain is acquired at R opt and then matched to Z L . This phenomenon occurs at a specified harmonic frequency level chosen by the continuum mode PA designer as indicated by @nf 0 , n = 1, 2, 3, . . . in Equation (1) . Based on this, R opt should be varied from 16 Ω to 50 Ω with a determined step-size for efficient analysis using Equation (1) . It means that to obtain the corresponding value for ρ h when R opt = 15 Ω for example, ρ h = 0.547. And when R opt = 16 Ω for example, ρ h = 0.5657. So for whatever value of R opt obtained, it must be fed into Equation (1) and varied to the desired value of Z L using the preferred step-size discretion for R opt from the continuum mode PA designer. The main idea behind varying R opt is that in the literature, the performance of continuum mode PAs is usually worse than the theoretical results. This is due to the inability of the network not finding a suitable matching. In view of this limitation, the proposed method might be more suitable and practical in finding the appropriate design space where optimal matching is guaranteed. Conventional continuous mode PAs evolves from the standard narrow band Class-B PA's condition. For convenience, the equations pertaining to the current and voltage waveforms of the standard Class-B condition are respectively presented as follows:
where I max is the maximum current of the transistor in Equation (2). The drain current in Equation (2) is normalized to I max . V DD is the drain bias voltage in Equation (3). In Equation (3), the waveforms are defined as Class-B to Class-J continuum when α = 1 and β = 0 [9] . In that sense, it is α parameter that determines the continuum mode condition. Therefore, this is the fundamental concept of continuum mode PAs. In Equation (4) [11] , i 1 (fundamental current) and i DC (direct current) components of Class-
where i DC = 0.37, i 1 = 0.43, and i 3 = 0.06. From Equations (1), (2), (3), and (4), the load impedances can be derived as follows:
where α and ρ h determine the continuum mode design space condition with 0 ≤ β ≤ 0.4; γ determines the step-size; R opt = 2V DD /I max defines the optimal class-B's loadline resistance. The reason behind this approach is in order for the extensiveness of the continuum mode condition to be effective and in finding the suitable R opt for the HESC structure to be designed. For the unification and realization of Equation (5), ρ h must be positive. In situations where the obtained R opt is negative, an absolute value should be applied to eliminate its negativity. By this method, ρ h works hand in hand with the derived equations for Z J1/F −1 and Z J2 , offering a greater freedom of broadband continuum mode design flexibility.
With the introduction of i DC = 0.37 and i 1 = 0.43 in the derived Z J1/F −1 of the Class-J continuum mode, a continuum mode termed Class-J/F −1 continuum mode is formed. Also, based on 16+j * 16.5 Ω, a boundary condition has to be set in order to ensure that the right values for ρ h are generated. These values are to be used in conjunction with the values in α to determine the continuum mode condition in the proposed Class-J/F −1 continuum mode. Therefore, the reactance part in the impedance obtained, which is j * 16.5 Ω, must be divided by the resistance part which is 16 Ω by applying |X| R formula.
|X| R ≈ 1.03 is then obtained. Hence, |X| R ≈ 1.03 puts a boundary condition on α and ρ h in Z J1/F −1 and Z J2 operation. Both real and imaginary parts in Equations (5a) and (5b) are varied utilizing α and ρ h . The constraints are:
The effectiveness of these constraints are depicted in Fig. 3 . Z J2 beginning from the edge of the Smith chart and extending much towards Z J1/F −1 is an optimal approach. In other words, sweeping Z J2 from the short circuit region and moving towards Z J1/F −1 , then to the open circuit region provides a greater possibility of acquiring a suitable matching for the network under study. Otherwise, the performance of the HESC topology will be degraded due to much power consumption. The extensiveness of Z J2 also guarantees much wider design space, leading to the feasibilities of obtaining the HESC topology with optimal performance.
The derived drain efficiency equation represented by η J d for the proposed Class-J/F −1 continuum mode is expressed as:
where π 4 is the standard Class-B's efficiency, and α and ρ h determine the continuum mode condition where maximum efficiency is realized in the design space. Thus, when of Equations (5) and (6) . Therefore, as long as the constraints on α and ρ h are imposed, the proposed Class-J/F −1 continuum mode's η J d is beyond that of the standard Class-B and is sustained as shown in Fig. 2 . A sampled ρ h lookup table containing information on the harmonics with their respective drain efficiencies is presented in Table 1 . 
IMPLEMENTATION OF THE CLASS-J/F −1 CONTINUUM MODE
From the analysis, it is clearly observed that although both Z J1/F −1 and Z J2 yield drain efficiencies higher than the standard Class-B mode, there is a marginal difference in their efficiencies at 2f 0 when α = 2 Secondly, considering the CGH40010F device model, the sensitivities of Z J2 and Z J3 terminations are reduced. This is due to the nonlinear device capacitance of the CGH40010F transistor for waveshaping the voltage and current waveforms. Therefore, the design of the proposed scheme focuses more on Z J1/F −1 matching. For PA realization, if α h = 6 √ 64 and ρ h = 1, η J d > 78% is achieved. Therefore, α h = 6 √ 64 and ρ h = 1 are employed in the HESC design. Thus, extensive impedance solutions space, broadband feasibilities, and enhanced efficiency for over 78% η J d are at least rest assured. Utilizing Equations (1), (5) , and (6), the HESC topology can be designed and fine-tuned when necessary to achieve the proposed HESC architecture. Note that the same procedure could be used in designing the PA's input matching network.
The proposed broadband HESC topology with microstrip dimensions is schematically illustrated in Fig. 4(a) . The synthesized HESC topology's impedance trajectories at package and current-generator (I-gen) planes achieved by de-embedding are plotted in Smith chart as evidently depicted in Fig. 4(b) . At the I-gen plane, R opt is normalized to 36 Ω at 1.3, 2.4, 4.4, and 8.0 GHz. It is shown that the fundamental and second harmonic impedances in Fig. 4(b) are within the regions shown in Fig. 3 . This supports the proof and feasibility of the proposed approach used in designing the broadband HESC topology. The S-parameters' simulation results are shown in Fig. 4(c) including the optimal phase needed for the Class-J continuum mode operation. The phase provides a somewhat reduced overlap between the drain voltage and current waveforms. This phenomenon is a significant characteristic of the Class-J mode as presented in [9] . The needed phase, i.e., 45 • in the proposed Class-J continuum mode occurred at 2.3 GHz, thus enabling significant possibilities in the realization of optimal bandwidth and efficiency performance.
Design Steps
(1) Perform a single step load-pull simulation instead of series of load-pull simulations.
(2) Assign the obtained load impedance to R opt and by using Equation (1), vary R opt with a determined step-size to a specified load impedance (Z L ) and harmonic frequency level (nf 0 ) based on the discretion of the PA designer. 
MEASUREMENT RESULTS
Based on the preceding theoretical design strategy presented in Sections 2 and 3, a broadband Class-J continuum mode PA with 1.3-2.4 GHz frequency of operation is designed employing Keysight Advanced Design System software and CGH40010F device model from Wolfspeed. The circuit is implemented on a Rogers RO4350B substrate with height, h = 30 mil, and relative permittivity, ε r = 3.66. The gatevoltage of the PA is biased at V gs = −2.8 V and its drain-voltage at V ds = 28 V. The PA is fed with 29 dBm input power. The fabricated PA is graphically shown in Fig. 5(a) . The simulated and measured results are shown in Fig. 6 . As evidently shown in Fig. 6 Fig. 7 is The measured broadband Class-J continuum mode PA's linearity performance without and with the correction of DPD utilizing a 20-MHz bandwidth LTE signal with 7.5 dB peak to average power ratio (PAPR) at 1.7 GHz. The lower and higher ACPRs without DPD correction are −34.9/ − 33.9 dBc respectively at an average output power of 34.83 dBm and with a recorded DE of 45%. With DPD correction, −50.8/ − 50.3 dBc were respectively obtained at lower and higher ACPRs, while the average output power was reduced to 34.6 dBm with a measured 44% DE. The performance of the proposed continuum mode PA still extends well below the design band although there is a discrepancy between measured and simulated results.
Demonstrated in
The origin of such discrepancy between measured and simulated results may be attributed to the follows by first observing Fig. 5(a) and Fig. 6 : the HESC output matching network has much wider and longer transmission lines as shown in Fig. 5(a) . As a result, it brings about losses in signal transmission, causing the 20% difference between theoretical and experimental DE and PAE at 2.1 GHz. This is clearly shown in Fig. 6 . However, it is evidently shown in Fig. 6 that from 2.2 GHz and above, the DE and PAE begin to improve. This phenomenon is attributed to the lesser width possessed by the transmission line preceding the DC block capacitor. Also, fabrication errors contributed to losses in the measured PA.
It is clearly shown that although the measured result is lower than the simulated result, it still falls within an acceptable range over the entire operating frequency band. The proposed PA's measurement results are shown in Table 2 and compared with other recently reported broadband continuum mode PAs. 
CONCLUSION
A design method for achieving broadband high efficiency Class-J/F −1 continuum mode power amplifier has been presented, demonstrating the feasibilities of extensive design space, broadband extension, and enhanced efficiency. Via the proposed approach, a harmonic efficiency selectivity circuit has been implemented and used in attaining the broadband high efficiency Class-J/F −1 continuum mode power amplifier. In measurement, 9.12 W-18.54 W output power, 12.6 dB-16.96 dB gain, and 53.6%-79% drain efficiency are recorded in the entire 1.3 to 2.4 GHz frequency band of operation. This band of operation corresponds to 59.5% fractional bandwidth. The experimental results have confirmed the validity of the proposed method and meeting the specified design frequency target. Thus, by the proposed method, competitive results are realized and are comparable to contemporary related works on continuum mode power amplifiers.
